pMTJ STT-MRAM based Chiplets for Neuromorphic Computing

Avalanche Technology will offer MRAM chiplets based on its pMTJ STT-MRAM technology. Avalanche’s MRAM chiplets use Generic MRAM Interface (GMI). The GMI is modeled on the widely-used HBM interface and is optimized for memory accesses. In addition to the memory interface, MRAM chiplets need a second interface to communicate with the rest of the chiplets in a multi-chiplet system. For example, Intel’s Advanced Interface Bus (AIB) protocol is in the forefront for direct chiplet-to-chiplet communication for DARPA’s CHIPS (Common Heterogeneous Integration and Intellectual Property (IP) Reuse Strategies) program. To be used in AIB-based systems, Avalanche’s MRAM chiplet will have an AIB interface and an adapter from the AIB to the HBM interface for the MRAM array.

Demonstration of Compute in memory (CIM) for Neuromorphic applications utilizing proven Radiation Hardened STT-MRAM products from Avalanche Technology for Harsh environments.

Deep learning and Artificial Intelligence in a wide variety of tasks such as computer vision, image and speech recognition, machine translation, robotics and medical image processing.

This is early/mid-stage (TRL 4) — the most realistic path in is NASA SBIR/STTR, which funds small businesses and research institutions to develop technology aligned with NASA's needs (equity-free, phased funding). Check whether a current SBIR/STTR solicitation topic overlaps with this project's technology area, or contact the project directly (above) to ask.

None of these are guaranteed paths for this specific project — TechPort itself doesn't have an "apply" button. Reaching out to the contact(s) above with a specific question is usually the fastest way to find out what's actually open.