← Back to NASA Technology Projects
Fault Tolerant RISC-V CPU Cores and Tool
Completed
TRL 4 (started at 2, targeting 4)
Description
Space travel and exploration, military applications, commercial aviation, unmanned vehicles and industrial/medical equipment are some examples of applications requiring electronics to withstand radiation and failures. NASA sub-topic S3.08 (Command, Data Handling, and Electronics) requires technology for fault-tolerant computing. The topic further indicates that there is particular interest in a RISC-V based CPU intellectual property (IP) core designed to mitigate single event upsets (SEUs) to be delivered in either Verilog or VHDL language. RISC-V is an industry standard, open source architecture where the Government have full source code access and significant influence on its architecture and directions. This is very important for NASA and others to be able to fully validate the technology implemented for extremely high reliability, mission critical, and space exploration applications. Supporting system software would also be delivered and as open source licensing. Topic also requires mitigation method to reduce burden on code development time, hardware performance and size. This work will provide the broadest family of 32/64-bit RISC-V configurable, fault tolerant CPU IP cores suitable for a wide range of applications from small nanosatellites to large vehicles. Along with the core libraries, an auto code generation tool, FPGA implementations and system software will be made available for fault tolerant applications development. This would be the first known US commercial effort and the most comprehensive solution for developing fault-tolerant RISC-V devices. This will also enable designers to quickly generate verified code and experiment with different configurations to make optimized trade-offs meeting specific application requirements for best power, size, cost. The development would be carried out by a team experienced in both fault-tolerant systems and embedded RISC CPU architecture with specific RISC-V SoC design experience
Benefits
Nanosatellites, cubesats, satellites, rockets, vehicles, space stations, robots, space crafts, orbiters, landers, observatories
unmanned vehicles, aircrafts/spacecrafts (military, civilian), weapons, robots, medical, industrial equipment, ships, ground vehicles
Details
| Technology area | Sensors and Instruments > Remote Sensing Instruments and Sensors > Detectors and Focal Planes |
| Program | Small Business Innovation Research/Small Business Tech Transfer (SBIR/STTR) |
| Lead organization | Lewiz Communications, Inc., San Jose, CA |
| Start date | 2020-08-31 |
| End date | 2021-03-01 |
Project contacts
Listed on TechPort itself — the most direct way to ask about this specific project.
How to get involved
This is early/mid-stage (TRL 4) — the most realistic path in is NASA SBIR/STTR, which funds small businesses and research institutions to develop technology aligned with NASA's needs (equity-free, phased funding). Check whether a current SBIR/STTR solicitation topic overlaps with this project's technology area, or contact the project directly (above) to ask.
None of these are guaranteed paths for this specific project — TechPort itself doesn't have an "apply" button. Reaching out to the contact(s) above with a specific question is usually the fastest way to find out what's actually open.