Fault Tolerant Parallel Processing for HPSC

NASA's intention is that the new SOA for in space processing will be High Performance Spaceflight Computing (HPSC) Chiplet based. The HPSC formulation study identified several use cases including autonomy, human spaceflight, robotics, and science mission scenarios, which require significantly higher performance computing. In order to maximize performance to power ratio further efforts are required to R&D a fault tolerant middleware for HPSC Chiplet Parallel Processing. This middleware needs to include Arm Cortex A53 general purpose register and Neon Single instruction Multiple Data (SIMD) optimized math and I/O kernels and library routines. During the Phase I effort, Antara will investigate and document a repeatable and deterministic methodology to identify and profile math and I/O kernel performance bottlenecks that significantly affect the performance of HPSC representative applications. Antara will establish criteria to prioritize the list of kernels for optimization and optimize several relevant kernels to show the feasibility of the methodology and scale potential. Additionally, Antara will perform systematic performance analysis and initial optimization of the math and I/O kernels and libraries that relate to HPC representative application SAR processing and report pre- and post-optimization performance indicators. Antara will bench-test its technology on relevant A53 based boards to establish and demonstrate deterministic performance to achieve TRL 4. The proposed innovation is significant and will enable the rapid development and infusion of a flight qualifiable Fault Tolerant Parallel Processing Package for the HPSC Chiplet. Successful infusion of the cross-cutting innovation will enhance the HPSC Ecosystem and support major programs. The innovation will support potential near-term infusion targets such as Mars Fetch Rover, Lunar Gateway, SPLICE/Lunar Lander and the Moon to Mars campaign.

Antara's robust, fault-tolerant, and optimized Math and I/O Kernel Middleware Library will be a cross-cutting capability that will provide a flight qualifiable Fault Tolerant Parallel Processing Package for the HPSC Chiplet. The innovation will enhance the HPSC Ecosystem and directly support potential near-term infusion targets such as the Mars Fetch Rover, Lunar Gateway, and other long-term NASA applications and missions, including the Moon to Mars Campaign.

Commercial space companies, agencies, defense and primes adopting the HPSC Chiplet will be able to license Antara's innovation for efficient and high performance parallel and heterogeneous processing. Applicable use-cases will include efficient Synthetic Aperture Radar processing, Imaging Spectrometers, Close Proximity Operations/Formation Flying and Augmented Reality for Recognition.

This is early/mid-stage (TRL 4) — the most realistic path in is NASA SBIR/STTR, which funds small businesses and research institutions to develop technology aligned with NASA's needs (equity-free, phased funding). Check whether a current SBIR/STTR solicitation topic overlaps with this project's technology area, or contact the project directly (above) to ask.

None of these are guaranteed paths for this specific project — TechPort itself doesn't have an "apply" button. Reaching out to the contact(s) above with a specific question is usually the fastest way to find out what's actually open.