← Back to NASA Technology Projects

Dynamically Reconfigurable Scalable Array Processor for Low Power and High Performance DSP and AI/ML Processing In-Space

Completed TRL 4 (started at 3, targeting 4)

Description

Unlike GPUs, which are optimized for latency tolerant computations, DRSAP exploits memory locality systematically to achieve a power profile that is 50x lower than GP-GPUs. Unlike conventional SIMD processors DRSAP dynamically reconfigures to support systolic dataflows for matrix and FFT computations, which allows it to achieve 20x speedup over SIMD and vector processors. At the same time, DRSAP can offer ML computations for deep neural networks that is comparable to deep learning accelerators like NVDLA. DRSAP achieves these performance breakthroughs with dynamic reconfiguration. DRSAP’s internal datapath reconfigures 1 million times faster than FPGAs. While FPGAs offer great flexibility to realize any hardware structure by reconfiguring LUTs, DRSAP’s reconfiguration is limited to computations and interconnections. This allows DRSAP datapaths to execute at much faster clock rates and offer die-sizes that are more than 100x smaller for the same computations than leading FPGAs. DRSAP is compliant with the RISC-V instruction set architecture (ISA), which provides a path for software portability, and access to a growing number of open-source tools and large and growing software ecosystem. Xcelerium’s DRSAP, combining convenience and flexibility of general-purpose processors with cost and power advantages of custom hardware, offers new degrees of freedom to meet NASA future energy efficient compute needs. Xcelerium proposes to establish the performance and energy benefits of DRSAP technology for space applications during Phase I and to develop plans for a space-grade prototype (to be completed in Phase II).

Benefits

The proposed solution will enable NASA to complete space-computation meeting conditions that is not currently possible with commercially available solutions. These include: space-compute applications, on-board autonomy, high-bandwidth processing applications, and digital signal processing.

Xcelerium DRSAP has significant commercial applications, including automotive radar, RF sensing, 5G/6G and satellite communications, drones, robotics, and edge applications. The Edge semiconductor market size was estimated at $20B in 2021 and expected to grow to more than $65B by 2025.

Details

Technology areaFlight Computing and Avionics > Avionics Component Technologies > High-Performance Field-Programmable Gate Arrays
ProgramSmall Business Innovation Research/Small Business Tech Transfer (SBIR/STTR)
Lead organizationxcelerium, Irvine, CA
Start date2023-08-03
End date2024-02-02

Project contacts

Listed on TechPort itself — the most direct way to ask about this specific project.

How to get involved

This is early/mid-stage (TRL 4) — the most realistic path in is NASA SBIR/STTR, which funds small businesses and research institutions to develop technology aligned with NASA's needs (equity-free, phased funding). Check whether a current SBIR/STTR solicitation topic overlaps with this project's technology area, or contact the project directly (above) to ask.

None of these are guaranteed paths for this specific project — TechPort itself doesn't have an "apply" button. Reaching out to the contact(s) above with a specific question is usually the fastest way to find out what's actually open.