cFS PIC64 Implementation (CFS-PIC64)

The core Flight System (cFS) is NASA's most widely used flight software (FSW) framework and has been extensively used on many processors. These processors typically have associated ecosystems with SW development boards and SW tools tailored for the cFS. cFS enables reuse, rapid development, and portability through its dynamic run-time environment, layered architecture, and component-based design. Its three main components – the platform support package, operating system abstraction layer, and the core flight executive – give system designers the tools and flexibility they need to implement a robust FSW that has powered 40+ small to large class NASA missions. Currently NASA is developing the HPSC ecosystem which is based on the rad hard PIC-64 processor. The core of the HPSC design is an industry standard, open-source instruction set architecture, bundled with significant fault tolerance, radiation tolerance, and a full security suite as well as all the software required to run it. SW development boards for the PIC-64 are currently available with flight boards expected in 2026. The HPSC also includes a suite of features and industry-standard interfaces and protocols. SW tools need to be developed to facilitate the use of cFS on the PIC-64 based hardware to reduce the cost of implementing cFS/HPSC mission architectures.  The technology to be developed will provide missions with a standard hardware/software package. cFS SW support packages will initially be developed for the use of RTEMS, Linux, and VxWorks operating systems running on commercially available PIC-64 based development boards allowing the use of key PIC-64 functionality.

​This will enable missions to infuse HPSC hardware with cFS FSW, supporting many HPSC functions on day one of mission development and allowing project teams to immediately start developing against project-specific requirements. Providing an integrated package of NASA's primary FSW on top of their new flagship processor will be transformative to the science and exploration vision of the Agency. This effort aims to provide missions with a standard hardware/software package to serve as a foundation for all onboard embedded flight​ computers, including command & data handling (C&DH), processing, and more. It includes support for cutting-edge enabling capabilities unlocked by the power of HPSC, such as onboard machine learning (ML) inference and memory-isolated and partitioned software applications. It will provide out-of-the-box support for modern interfaces such as time sensitive networking (TSN) and RDMA over Converged Ethernet (RoCE) V2 for deterministic scheduling and high-rate data transfer.Projects will reduce the cost and schedule of developing mission software and increase reliability with a suite of proven software development tools.​

This is early/mid-stage (TRL 3) — the most realistic path in is NASA SBIR/STTR, which funds small businesses and research institutions to develop technology aligned with NASA's needs (equity-free, phased funding). Check whether a current SBIR/STTR solicitation topic overlaps with this project's technology area, or contact the project directly (above) to ask.

None of these are guaranteed paths for this specific project — TechPort itself doesn't have an "apply" button. Reaching out to the contact(s) above with a specific question is usually the fastest way to find out what's actually open.